







The background details to FPGAs were covered in Lecture 14. This lecture launches into HDL coding.

Lecture 15 Coding in Verilog

I'm going to go through the main points of this lecture to help you make an effective start on the HDL prac for the course.

module myveriloglecture (wishes_in, techniques_out);

// implementation of today's lecture

endmodule

Lecturer: Simon Winberg

Learning Verilog with Xilinx Vivado, Icarus Verilog or Intel Altera Quartus II

Attribution-ShareAlike 4.0 International (CC BY-SA 4.0)

Lecture Overview • Basics of Verilog coding Exercise • Verilog simulators • Intro to Verilog in **ISE/Vivado** • Test bench • Generating Verilog from Schematic **Editors**



Module: Building block of Verilog Programs



- <u>Module:</u> the basic block that does something and can be connected to (i.e. equivalent to entity in VHDL)
- <u>Modules are hierarchical</u>. They can be individual elements (e.g. comprise standard gates) or can be a composition of other modules.

SYNTAX: module <module name> (<module terminal list>);

<module implementation>

endmodule

Module Abstraction Levels

Switch Level Abstraction (lowest level)
Implementing using only switches and interconnects.

- Gate Level (slightly higher level)
 - Implementing terms of gates like (i.e., AND, NOT, OR etc) and using interconnects between gates.
- Dataflow Level
 - Implementing in terms of dataflow between registers
- Behavioral Level (highest level)

 Implementing module in terms of algorithms, not worrying about hardware issues (much). Close to C programming.

Arguably the best thing about Verilog!!

Syntactic issues: **Constant Values in Verilog** • Number format: <size>'<base><number> • Some examples: • 3'b111 – a three bit number (i.e. 7_{10}) • 8'ha1 – a hexadecimal (i.e. $A1_{16} = 161_{10}$) \circ 24'd165 – a decimal number (i.e. 165₁₀) **Defaults:** 100 – 32-bit decimal by default if you don't have a ' 'hab – 32-bit hexadecimal unsigned value 'o77 – 32-bit hexadecimal unsigned value $(77_8 = 63_{10})$

Syntactic issues: Constant Values in Verilog

Constant	Hardware Condition
0	Low / Logic zero / False
1	High / Logic one / True
Х	Unknown
Z	Floating / High impedance



Wires (or nets) are used to connect elements (e.g. ports of modules)
Wires have values continuously driven onto them by outputs they connect to



// Defining the wires
// for this circuit:

wire a; wire a, b, c;



• Registers store data

- Registers retain their data until another value is put into them (i.e. works like a FF or latch)
- A register needs no continuous driver

```
reg myregister; // declare a new register (defaults to 1 bit)
```

```
myregister = 1'b1; // set the value to 1
```

Vectors of wires and registers

// Define some wires: wire a; // a bit wire wire [7:0] abus; // an 8-bit bus wire [15:0] bus1, bus2; // two 16-bit busses **// Define some registers** reg active; // a single bit register reg [0:17] count; // a vector of 18 bits

Non-synthesisable Data types

These datatypes are used both during the compilation and simulation stages to do various things like checking loops, calculations.

Integer 32-bit value integer i; // e.g. used as a counter
Real 32-bit floating point value real r; // e.g. floating point value for calculation
Time 64-bit value time t; // e.g. used in simulation for delays

Verilog Parameters & Initial block

- Parameter: the rather obscurely named `parameter' works more like a constant in C (or **generic** in VHLD)
 - Parameters can be used in implementation of both synthesisable and simulation code
- Initial: used to initialize parameters or registers or describe a process for initializing a module (i.e. like constructor in C++)
 - An initial block is effectively an always@ block that is triggered on the start of simulation (NB: it is not synthesisable)
 - Initial can only be used in simulation code

Ports

- The tradition is to list input ports first and then output ports. This makes reading of code easier. i.e.:
- ModuleName (<input ports> <output
 ports>);

module mygate (
 reset, // reset line if used
 clk , // clock input
 xout, // 1 bit output
 ain); // a 1 bit input
 // define inputs
 input reset, clk, ain;
 // define outputs
 output xout;
 ... rest of implementation ...
endmodule



Register Output Ports

• These are output port that hold their value. An essential feature needed to construct things like timers and flip flops

module mycounter (
 clk, // Clock input of the design
 count_out // 8 bit vector output of the
);
 // Inputs:
 input clk;
 output [7:0] count_out; // 8-bit counter output
 // All the outputs are registers
 reg [7:0] count_out;

endmodule



* Based on source: <u>http://www.asic-world.com/code/hdl_models/mux_2to1_gates.v</u>

Instantiating modules

• Why give instances names? • In Verilog 2001 you can do: module mux2to1 (input a, input b, input sel, output y); ... and (asel,a,invsel), // can have unnamed instance

endmodule

. . .

Major reason for putting a name in is when it comes to debugging: Xilinx tends to assign instance names arbitrarily, like the and above might be called XXYY01 and then you might get a error message saying something like "cannot connect signals to XXYY01" and then you spend ages trying to track down which gate is giving the problem.

Verilog Primitive Gates

and	or	not	Examples:
anu	0I	not	and a1 (OUT,IN1,IN2);
nand	nor	xor	not n1 (OUT,IN);

Buffer (i.e. 1-bit FIFO or splitter)

buf Example:

buf onelinkbuf (OUT, IN); buf twolinkbuf (OUT1, OUT2, IN);

Buflf (hardware if gate)

Tri-state buffer. Can choose to drive *out* with value of *in* (if ctr = 1) or don't drive anything to out (i.e. if ctr = 0 connect high impedance to out)



bufif1 operation $= ctr \rightarrow$

\checkmark	0	1	X	Z
0	Z	0	L	L
1	Z	1	Н	Н
X	Z	х	x	х
Z	Z	Х	X	Х

See also notif (works in the apposite way: if ctr=0 then drive out with in)

Where to go from here...

- The preceding slides have given a brief recap of Verilog, but covered much of the major things used most commonly.
- It's best to get stuck into experimenting and testing code in order to learn this language ... which is a major reason for the YODA project.

Some thoughts for experimenting to do soon ...

Verilog Recommended Coding Styles

- Consistent indentation
- Align code vertically on the = operator
- Use meaningful variable names
- Include comments (i.e. C-style // or /**/)
 - brief descriptions, reference to documents
 - Can also be used to assist in separating parts of the code (e.g. indicate row of /*****/ to separate different module implementations)

Code Example1 : MUX



Do get into a habit of

Adapted from source: <u>http://www.asic-world.com/code/hdl_models/mux_using_assign.v</u> Try it on EDA Playground : <u>https://www.edaplayground.com/</u> (run HDL code using online simulators)

Testbenches

- A testbench is essentially code that is written to test your design, or exercise a module you're building
- Basically you set up a testbench to run a series of test vectors or manipulate pins to see what happens.
- The are usually written in the same language as the module under test, but not necessarily... I often use a combination of Verilog, Matlab and/or C in my testbenches (Matlab or C to generate test vectors and a Verilog testbench module as the interface to this)

Verilog 4-bit counter with testbench

Testbench Example EEE4120F



This is a brief version of testbench development that was given in EEEE3096S

Counter Design

Before you jump into coding, you should do some design...

Let's think about what a 4-bit counter needs...

- (1) A module
- (2) interfaces: some inputs... reset and clock
- (3) interfaces: an output... count value
- (4) Maybe further embellishments ... like enable line



OK, that sounds like enough for now.. Let's code it!

Code Example2 : Counter

Do get into a habit of providing a preamble for each file.

// Design Name : counter // File Name : counter.v // Function : 4 bit up counter // Adapted from http://www.asic-world.com/examples/verilog/counters.html //----module counter (clk, reset, enable, count); // Define port types and directions Here's our *port* input clk, reset, enable; interface, including output [3:0] count; enable and reset reg [3:0] count; _____ i.e. the output port lines. Count is the count holds it value current count value always @ (posedge clk) that will increase with if (reset == 1'b1) begin each *clock*. count ≤ 0 ; end else if (enable == 1'b1) begin count <= count + 1;end endmodule

Note: always name your .v file the same as the main module in that code file (i.e. if counter is the entry point module then name the file counter.v)

Adapted from source: http://www.asic-world.com/examples/verilog/counters.html

Let's do it in iVerilog



- With iVerilog you basically need a good text editor
- Should install gnuplot too, there are ways to graph waveforms

Verilog compiles the .v code into an executable. To do so:

iverilog -ooutputfile inputfile.v Generates an executable file called *outputfile*

So lets do: *iverilog -ocount count.v*

And amazingly we see a counter file generated... Ooooh how fun! What exciting stuff will happen if we run it?!!!

Nothing!

Code Example2 : Counter

_____ // Design Name : counter // File Name : counter.v // Function : 4 bit up counter // Adapted from http://www.asic-world.com/examples/verilog/counters.html //----module counter (clk, reset, enable, count); // Define port types and directions input clk, reset, enable; output [3:0] count; **reg** [3:0] count; always @ (posedge clk) if (reset == 1'b1) begin count $\leq 0;$ end else if (enable == 1'b1) begin count <= count + 1;</pre> end endmodule

Note: always name your .v file the same as the main module in that code file (i.e. if counter is the entry point module then name the file counter.v)

Adapted from source: http://www.asic-world.com/examples/verilog/counters.html

Do get into a habit of providing a preamble for each file.

Counter Testbench Design

So again before you jump into coding, do some more design...

Let's think about how to test a 4-bit counter...

Basically you need:

- 1. \$monitor the lines you want to see.
- 2. Do a reset high and toggle clock (because it is an active reset)
- 3. Then continue on setting reset low and enable high and continuously toggle the clock



OK, that sounds like a plan... let's do it!

Code Example2 : Counter_tb1

endmodule

But this will of course still not do anything in the simulator... we need to exercise some pins! // Counter test bench 2// Set up a monitor and change some pins// Coder: S. Winberg

// 4-bit Upcounter testbench

module counter_tb;
reg clk, reset, enable;

Code Example2 : Counter_tb2

Monitor pins and change some of their values

```
wire [3:0] count;
counter U0 (
.clk (clk), .reset (reset), .enable (enable), .count (count) ); // instantiate the module
initial
begin
 // Set up a monitor routine to keep printing out the
 // pins we are interested in...
 // But first do a display so that you know what columns are used
 $display("\t\ttime,\tclk,\treset,\tenable,\tcount");
 $monitor("%d,\t%b,\t%b,\t%b,\t%d",$time, clk,reset,enable,count);
 // Now excercise the pins!!!
 clk = 0;
 reset = 0:
                                                                         Main code that is
 enable = 0:
                                                                         doing testing of the
 #5 clk = !clk; // The # says pause for x simulation steps
                                                                         counter module
            // The command just toggles the clock
reset = 1;
 #5 clk = !clk; // Let's just tiggle it again for good measure
end
```

endmodule

Note: you need to tell iverilog all the files to include, so use: iverilog -o counter_tb2 counter_tb2.v counter.v

What we get out:

\$./counter_tb2
 time, clk, reset, enable, count
 0, 0, 0, 0, x
 5, 1, 1, 0, 0
 10, 0, 1, 0, 0

// Counter test bench 3// Set up a monitor and change some pins// Coder: S. Winberg

// 4-bit Upcounter testbench module counter_tb; reg clk, reset, enable; wire [3:0] count;

counter U0 (.clk (clk), .reset (reset), .enable (enable), .count (count)); // instantiate the module

initial

begin

```
// Set up a monitor routine to keep printing out the
// Now excercise the pins!!!
clk = 0; reset = 0; enable = 0;
#5 clk = !clk; // The # says pause for x simulation steps
reset = 1;
#5 clk = !clk; // Let's just toggle it again for good measure
reset = 0; // Lower the reset line
enable = 1; // now start counting!!
repeat (10) begin
#5 clk = !clk; // Let's just toggle it a few more times
end
```

end endmodule

Code Example2 : Counter_tb3

Monitor pins and change some of their values

What will count count up to with this code??

Test Your Knowledge:

But First....

Note: you need to tell iverilog all the files to include, so use: iverilog -o counter_tb3 counter_tb3.v counter.v

What we get out:

swinberg@	forge:~	/Verilog\$./counter	r_tb3
time,	clk,	reset,	enable,	count
Ο,	Ο,	Ο,	Ο,	Х
5,	1,	1,	Ο,	0
10,	Ο,	Ο,	1,	0
15,	1,	Ο,	1,	1
20,	Ο,	Ο,	1,	1
25,	1,	Ο,	1,	2
30,	Ο,	Ο,	1,	2
35,	1,	Ο,	1,	3
40,	Ο,	Ο,	1,	3
45,	1,	Ο,	1,	4
50,	Ο,	Ο,	1,	4
55 ,	1,	Ο,	1,	5
60,	Ο,	Ο,	1,	5

It will count up to 5 because in each iteration of the repeat it does half a clock



Over to you to experiment further with iverilog

Additional info: the follow slides are provided as optional additional guides

End of Term 1 A happy vacation!! Happy a happy vacation!!

Guidelines on using Xilinx Vivado / ISE

The follow slides are provided as optional additional guides, you can have a look over these to get a sense of actions to be done in Prac3. However, I do suggest going directly into Prac3 as it is planned around being a tutorial to help you become familiar with Vivado and its simulation functionality.



Learning Verilog By Example EEE4120F

Learning Verilog

- The best approach is starting small, and there are lots of example Verilog programs on line that you can test, have a look at sites such as:
 - <u>http://www.asic-world.com/examples/verilog/</u>
 - <u>http://www.edaboard.com/</u>
- Free for students Active-HDL (includes nice simulator, takes less space than ISE)
 - <u>https://www.aldec.com/en/products/fpga_simulation/active_hdl_student</u>
- You can also generate Verilog from the schematic editor, which can help in deciding the syntax to use... short example of how to do this follows... (at least this can be useful for quickly generating gate-based / architectural combinational logic designs)

Counter Module in Vivado



Learning Verilog with Xilinx Vivado

- If you are using Vivado to practice you can do so with or without a FPGA platform connected
- BUT you do still need to set up a desired target platform in order to start a project (so might as well specify a commonly used training platform; this example uses a Nexys3 but you could select pretty much any option you have in your Vivado installation)

Implementing an 8-bit counter



Requirements:

INPUTS

- Want a counter that counts up for each positive edge clock pulse on *clk*
- Input line *enable* that to enables (1) or disables (0) the count operation
- An 8-bit start value that specifies the starting value for the counter and is loaded when enable is 0

OUTPUTS

- B-bit output *out* that provides the current counter value.
- Wrapped changes from 0 to 1 each time the counter wraps (i.e. goes from 255 to 0).

Reference Manual for FPGA Platform

If you use a board, then you need to get the right reference manual for it.

For example, if using a Nexys board (see Prac5a) you need to get the right pin assignments and other configuration information from the reference manual. Digilent Inc. uses useful names for these manuals e.g. "Nexys3_rm_V2.pdf" for the Nexys3 manual.

Nexys3™ Board Reference Manual



1300 Henley Court | Pullman, WA 99163 (509) 334 6306 Voice and Fax

Overview

Revision: April 10, 2013

The Nexys3 is a complete, ready-to-use digital circuit development platform based on the Xilinx Spartan-6 LX16 FPGA. The Spartan-6 is optimized for high performance logic, and offers more than 50% higher capacity, higher performance, and more resources as compared to the Nexys2's Spartan-3 500E FPGA. Spartan-6 LX16 features include:

- 2,278 slices each containing four 6input LUTs and eight flip-flops
- 576Kbits of fast block RAM
- two clock tiles (four DCMs & two PLLs)
- 32 DSP slices
- 500MHz+ clock speeds

In addition to the Spartan-6 FPGA, the Nexys3 offers an improved collection of peripherals including 32Mbytes of Micron's latest Phase Change nonvolatile memory, a 10/100 Ethernet PHY, 16Mbytes of Cellular RAM, a USB-UART port, a USB host port for mice and keyboards, and an improved high-



- Xilinx Spartan-6 LX16 FPGA in a 324-pin BGA package
- 16Mbyte Cellular RAM (x16)

Choose Verilog in ISE/Vivado

Starting with a new project... (can use an existing project also)

Example using a Nexys2

roject Settings		
pecify device and project properties.		
elect the device and design flow for the pr	oject	
Property Name	Value	
Product Category	All	•
Family	Spartan3E	•
Device	XC3S500E	•
Package	FG320	•
Speed	-4	•
Top-Level Source Type	HDL	v
Synthesis Tool	XST (VHDL/Verilog)	•
Simulator	ISim (VHDL/Verilog)	•
Preferred Language	VHDL	K .
Property Specification in Project File	Store all values	
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	•
Enable Mercage Filtering	<u> </u>	



Can read off FPGA device name here

High Speed USB2 Port (JTAG and Data 20 Data port	Platform Flash (config ROM) JTAG port	Clock 50 MHz	Flash 16 MByte	SDRAM 16 MByte Micron 45
	Spartan3E-5	INX° 00 FG3:	20	
32	2 John Data Ports	2 R5232	Fxpansion	43 Hi-speed

Or pg1 of **reference manual** should have the device name indicated

Change to Verilog

(optional as you can add in Verilog to a project with preferred language VHDL)

Should get something like this displayed...



Add a Verilog file...



Add in a new file by rightclicking On the project object in the design hierarchy view

Select add a Verilog file

New Source Wizard Select Source Type Select source type, file name and its location.	
IP (CORE Generator & Architecture Wizard) Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library	Ele name:
VHDL Package VHDL Test Bench Embedded Processor	Test1 Logation: hts\ACTIVE\Rhino\Bootcamp\Tutorials\test1\SimOnly
More Info	_ ☑ Add to project

You can use the Define Module form if you want to specify the ports without typing in manually, but you may prefer to skip this and define the ports in the code (especially as this is something that may need to be edited later) Simulation configuration setting: timescale <reference_time>/ settin

Each 1ns step simulated with 1ps precision *

New Source Wizard Define Module Specify ports for module. Module name Clock8w							Specifies some busses	timescale 1ns / 1ps ////////////////////////////////////
Port Name start enable clk out wrapped	Direction input input output output input input input input	n V V V V V V V V V V V V V V V V V V V	Bus	MSB 7 7 7 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 Cancel	415	starting file like this These two are just single bit / wire ports	<pre>// Design Name: // Module Name: Count8w // Project Name: // // //////////////////////////////</pre>

* Example of timescale use: `timescale 1ns/1ps means time scale is 1ns with resolution or least count of 1ps #1; // 1ns delay #0.001; // 0.001 ns this is the minimum delay at this time scale #0.0001; // give 0 ns delay!! (not simulating to this fine a resolution)

Expand on the Verilog design...

```
// Additional Comments: counter with start input and wrap detection
module Count8w(
    input [7:0] start,
    input enable,
    input clk,
    output reg [7:0] out, // this one needs to be a register to keep its data
    output reg wrapped // set to true if gone past start
   );
  reg org start; // save the original start value
  // start an always loop -- is activated for each clk positive edge
  always @(posedge clk)
  if (~enable) begin
      out <= start; // the output is set to start if enable if low
      org start <= start;</pre>
      wrapped \leq 0;
   end else begin
      out <= out + 1;
      if (out == start) begin
        wrapped \leq 1;
      end
   end
endmodule
```

This is an adaptation of a more standard counter, as can be found on <u>http://www.asic-world.com/examples/verilog/simple_counter.html#8-Bit_Simple_Up_Counter</u>

Test Bench

- A Test Bench is a HDL program that verifies the functional correctness of the hardware design.
- The test bench program checks whether the hardware model does what it is supposed to do.
- Used with the simulator, tends to need addition of simulator commands such as using the delay (#n) operation

Adding this to the simulator...

.. And put in a suitable name for the resultant file, usually It is followed by _tb to show it is a test bench.

Creating a Verilog Test Fixture

Select Source Type Select source type, file name and its location. BMM File ChipScope Definition and Connection File Implementation Constraints File IP (CORE Generator & Architecture Wizard) MEM File Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor	Provide it a useful file name File name: Count8w_tb Location: TVE\EEE4084F\2016\LECTURES\Lecture15\Count8w	Next window lets you associate to a file, choose Count8w, should finally sh summary of tile to add:
More Info	Add to project	ate a new skeleton source with the following specifications. /\scalarprodhd Fixture tb.v

This is test bench file generated..... And put in a suitable name for the resultant file, usually It is followed by _tb to show it is a test bench.

Creating a Verilog Test Fixture

JSE Project Navigator (P.68d) - C:\Users\swinberg\Documents\ACTIVE\EEE4084F\2016\LECTURES\Lecture15\Count8w.xise - [Count8w_tb.v]						
<u>File Edit View Project</u>	Source Process Tool	ols <u>W</u> indow La <u>y</u> o	ut <u>H</u> elp			
🗋 🏓 🗐 🕼 🛛 🕹 🗋 🔏 🖸		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	/ 2 💌 🕞 🗄 🖬 🖻 🖌 🛠 🖈 🗵 🖈			
Design	+□ ₽ × 🚛	23 ///////	///////////////////////////////////////	///////////////////////////////////////		
View: ● ● Implementation (Hierarchy ● ● ● Count8w ● ● □ xc3s500e-4fg320 ● ● ● ● ● Count8w ● ● ○ ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● <td< td=""><td>Simulation</td><td>24 25 module (26 // I: 27 reg 28 reg 30 // O 31 wire 32 wire</td><td>Count8w_tb; nputs [7:0] start; enable; clk; utputs [7:0] out; wrapped;</td><td>This creates an instance of the module.</td></td<>	Simulation	24 25 module (26 // I: 27 reg 28 reg 30 // O 31 wire 32 wire	Count8w_tb; nputs [7:0] start; enable; clk; utputs [7:0] out; wrapped;	This creates an instance of the module.		
	74 74 74	33 34 // I 35 Coun 36 37	nstantiate the Unit Under Test (UUT) t8w uut (start(start), enable(enable),			
No Processes Running		38 . 39 . 40 . 41); 42	clk(Clk), out(out), wrapped(wrapped)	This is the part you want to edit to generate		
Processes: Countsw Design Summary/ Design Utilities User Constraints Synthesize - XST Design Implement Design	Reports	43 init 44 / 45 s 46 e 47 c 48	<pre>ial begin / Initialize Inputs tart = 0; nable = 0; lk = 0;</pre>	simulation 'stimulus' (i.e. toggling lines etc.)		
Generate Program Configure Target I	ming File Device ing ChipScope	49 // 50 # 51 52 // 53 54 end ∢ Ⅲ	/ Wait 100 ns for global reset to finis 100; / Add stimulus here	Use #100 to simulate waiting for 100 time units		
Start 🕸 Design 🖺 Fil	es 🚺 Libraries	Clock8w.v	🗵 🛛 🗵 Design Summary (Implemented) 🗵 🍃	(typically 100ns)		
Console						

Example test bench

`timescale 1ns / 1ps // simulation precision

```
initial begin
```

// Initialize Inputs
start = 0;
enable = 0;
clk = 0;

// Wait 100 ns for global reset to finish
#100;

```
// Add stimulus here
start = 'd10;
enable = 'b0;
clk = 1;
#10; // delay 10ns
```

// Add stimulus here
enable = 'b1;
clk = 0;
#10; // delay 10ns

In the Altera simulator the waveform editor allows initial conditions of lines to be set and addition of clock lines, but in test bench code you need to implement this behaviour

end

Click on Simulator and then double click simulate behavioural model



Testbench can be further refined to simulate behaviour of other inputs and continue the clock for longer (e.g. using always or 'forever begin' simulation commands.



Further examples to try using simulators or on the actual hardware:

More <u>http://www.asic-world.com/examples/verilog</u> (these also provide examples that can be run using iVerilog)

Generating Verilog from the Schematic Editor

It can occasionally be useful to generate a Verilog code file from an existing schematic, e.g. if you started with a schematic and then wanted to change to using the Verilog code directly.

Starting with a new project... (can use an existing project also)

New Project Wizard Project Settings Specify device and project properties.			×	
Select the device and design flow for the pr	oject		_	
Property Name	Value	,	_	
Product Category	All			
Family	Spartan3E			
Device	XC3S500E		-	
Package	FG320			
Speed	-4			
Top-Level Source Type	HDL		*	
Synthesis Tool	XST (VHDL/Verilog)		-	
Simulator	ISim (VHDL/Verilog)		-	
Preferred Language	VHDL	K	•	
Property Specification in Project File	Store all values		-	
Manual Compile Order				
VHDL Source Analysis Standard	VHDL-93			Change to Verilog
Enable Message Filtering				(optional as you can add in Verilog to a
lore Info		Next Cancel		project with preferred language VHDL)

Click to create a new source file



Add a symbol...

or Reactions. Not All Strength Transmission EEE4084F-Lecture15.pptx - Microsoft PowerPoint 🍃 ISE Project Navigator (P.40xd) - C:\Users\swinberg\Documents\ACTIVE\Rhino\Bootcamp\Tutorials\test1\Tut1Test1\Tut1Test1.xise - [TestSchematic.sch*] Eile Edit View Project Source Process Add Tools Window Layout Help - 5 × 🖓 🔭 🖅 🖓 🔧 🗗 🖬 🖉 🖉 🔍 🔍 🔍 🖉 🐂 🖉 🖉 🐂 🖉 🖉 🐂 🖉 🖉 👷 🖉 👷 🖉 👷 🖉 👷 Symbols $\leftrightarrow \Box \boxdot \times$ * Ж Categories J IO_FlipFlop abc IO_Latch LUT <u>a(0)</u> Latch ► Logic 60 Memory Mux Ð - Shift_Register -Shifter + 7 Place somewhere Symbols 0 and12 and16 and2b1 A and2b2 ? and3 and3b1 £ and3b2 and3b3 7 Symbol Name Filter 展 2 Orientation • 25 Rotate 0 唐 Symbol Info * s 🚺 Libraries 🔛 Symbols 🜮 Options 🜗 🚯 2 TestSchematic.sch* Design Summary Console ↔ ⊡ ₽ × Started : "Launching Schematic Editor to edit TestSchematic.sch". Launching Design Summary/Report Viewer... < III 🙆 Errors 🔔 Warnings 🕅 Find in Files Results Console [496,1008] Can add a schematic

Add an IO marker or three



Put in some better names



Generating the Verilog...

You need to run synthesis to generate the Verilog code (only works if you chose Verilog as preferred language)

Once done, look for the VF file with the same name as the schematic file.

•	Documents library ^{TutlTestl}		Arrange by: Fc
	Name	Date modified	Type Size
	TestSchematic.bld TestSchematic.ngd TestSchematic.ngd TestSchematic.stx TestSchematic.ngc TestSchematic.ngr TestSchematic.syr TestSchematic.syr TestSchematic.lso TestSchematic.prj TestSchematic.xst TestSchematic.xf	2016/04/12 05:52 PM 2016/04/12 05:52 PM	Type Size M Bits 1 MD Normality Earn New folder N Fet Bits Search View Encoding Language Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? N Fet Bits Search View Encoding Language Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? N St Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Macro Run Pugnits Window ? Image Settings Run Pugnits Settings Run Pugnits Run
	Sch2HdlBatchFile TestSchematic.schlog TestSchematic.jhd TestSchematic.sch	2016/04/12 05:52 PM 2016/04/12 05:48 PM 2016/04/12 05:43 PM 2016/04/12 05:43 PM	Film // synchested and simulated, but it should not be modified. SC // JI- A SC // Ji- A SC // input Al; input

Suggested assignment



This is a 4-bit adder design. Try to convert this into Verilog.

Try to run on one or a few of the simulation tools presented in next slides...

Supplement

If you have QuartusII installed already you could of course also use it for experimenting and generating Verilog...

You may find the QuartusII simulator easier to use, which could be a reason to use this tool.

Learning Verilog in QuartusII

One approach is using a block diagram and converting to Verilog HDL. E.g. using Altera Quartus II (See test1.zip for example Quartus project)

🖑 Quartus II - C:/Temp/delme/Testv	verilog - Testverilog - [Testverilog.b	bdf] 🔲 🖬 🔀
File Edit View Project Assignmer	nts Processing Tools Window Help	_ 8 ×
Ctrl+N	estverilog 🗾 🔀 🦉	8 🕸 🕸 🖿 🕨 ங 🐚 😓 😓 😫 🚇 🔛 😐
Proj 🖨 Open Ctrl+O	Testverilog.bdf	Compilation Report & Testverilog.v
Er <u>C</u> lose Ctrl+F4		······
Image: Several system Wizard Image: Several system Ctrl+J Convert MAX+PLUS II Project Save Project Close Project Close Project		Create HDL Design File for Current File
Save Ctrl+S		File type
Save As		
Task Save Current Report Section As		C VHDL Add VHDL Statements
Flov <u>F</u> ile Properties		Lounter up cour (Verilog HDL
Create / Update	Create HDL Design File for Current File	
Export	Create Symbol Files for Current File	File name: C:/Temp/delme/Testverilog.v
Convert Programming Files	Create AHDL Include Files for Current F	Fie OK Cancel
D Page Setup	Create Verilog Instantiation Template Fi	
🔄 🐧 Print Pre <u>v</u> iew	Create VHDL <u>C</u> omponent Declaration F	Files for Cu
Ctrl+P	Create Design File from Selected Block.	
× Recent Files	Update Design File from Selected Block.	
Recent Projects	Create SignalTap II File from Design Inst Create SignalTap II List File	stance(s) Testverilog.bdf
E <u>x</u> it Alt+F4	Create JAM, SVF, or ISC File) altaccumulate0:inst3)"
🗄 😣 Error: Quartus II C	Create/Update IPS File	, 0 warnings 🗸
	Create Board-Level Boundary-Scan File	e
System (6) A Processing (8) A Extra	Create Ton-Level Design File From Pin (Planer
∰ Message: 9 of 15	Greate Top-Level Design File From Pin F	
Creates a VHDL or Verilog HDL file from the	current file	

Learning Verilog

One approach is using a block diagram and converting to Verilog HDL. E.g. using Altera Quartus II

🐇 Quartus II - C:/Temp/delme/Testverilog - T	estverilog - [Testverilog.	v]					
Project Assignments Proces	sing Tools W	indow Help				1	- 8 ×	
📙 🖬 🖬 🔮 🕺 🖷 🖪 🗠 🖓 Testverilog	9	<u>▼</u> X 2 9	\$ \$ \$ \$ \$ 0 D D D D D D D D D D D D D D	100 2 9	1			
Project Navigator	Testverilo	g.bdf	🛛 🍣 Compila	tion Report		Testverilog.v		
Entity	□ □ □ □ □ □ □ □ □ □ □ □ □ □	■module Ai Su); input input input input output output	Testverilog(n, Bin, ClrCnt, C mOut Ain; Bin; ClrCnt; Clk; Xout; [7:0] SumOut;	See h	now pa fied	iram type	s are	
Flow: Compilation Task G' Compile Design Analysis & Synthesis Fitter (Place & Route) Assembler (Generate programming file Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Image: State Sta	30 31 32 33 34 35 34 35 36 1 37 1 38 39 2 40	wire assign ■altacc .c .d .r	<pre>[7:0] SYNTHESIZ Xout = Ain & Bi umulate0 b2v_ins lock(Clk), ata(SYNTHESIZED_V esult(SumOut));</pre>	n; S st3 m UIRE_0), p cl	ee hov nodule: orts ex hose n	w in Quar s are insta plicitly ma ot to do t	tusII incl antiated apped () he explic	ludeo and Xilinx cit
 Type Message Info: Running Quartus II Cr Info: Command: quartus_map Info: Found 1 design units, Info: Elaborating entity " Info: Quartus II Create Version 	<pre>ceate Veriloread_sett including for the to rilog File v</pre>	og File ings_files 1 entities op level hi vas success	s=onwrite_settin s, in source file T erarchy sful. 0 errors, 0 w	gs_files=off I estverilog.bdf arnings	OM SC Cestverilog	hematic to		eruni
<							>	
g System (8) Processing (6) Extra Info Info Info	6) ∕\ Warning ∕\	Critical Warni	ng λ Error λ Suppressed	} Flag /				
Message: 0 of 13	ion:					T	Locate	
or Help, press F1				Ln 23. Col 1	[白神動中 離	Idle	NUM	

Checking syntax

I find a handy tool is the file analyser tool in Quartus II. This can be used to check the syntax of the file without having to go through the whole build process.

ssing	Tools Wir	ndow Help		- 8	×
g		💌 💢 🖉 🎯	5 🕸 🐵 🕨 🕫 ங 🐚 🤃 😓 🕲 👱 😐 💿		
	Testverilog	.bdf	🛛 😂 Compilation Report - Flow Summary 👘 🖓 Testverilog.v		1
-	26);			^
#4	27				
¢.Ç _B	28	input	Ain:		
$\overrightarrow{\{\}}$	30	input	Bin;		
ŧ.	31	input	ClrCnt;		
€≣.	32	input	Clk;		
	33	output	Xout;		
	34	output	[7:0] SumOut;		
2	30	wire	SYNTHESTORD WIDE O.		
- 🤹	37	wire	[7:0] SYNTHESIZED WIRE 1:		
🐣	38				
. 0	39	assign	Xout = SYNTHESIZED WIRE 0;		
. 5	40				
7	41				
aAr	nalvze Curre	nt File			
ab/	11	adsign	SYNTHESIZED_WIRE_0 = Ain & Bin;		
	44				
· →	46				
	47	altaccu	mulate0 b2v inst3(
-	48	.cl	ock(Clk).		*
	<	101		>	

nalyze Current File
 --read_settings_files=on --write_settings_files=off Testverilog -c Testverilog --analyze_
urrent File was successful. 0 errors, 0 warnings

Testing

(See test2.zip for example Quartus project that contains only Verilog files and waveform file)

🖏 Quartus II - C:/Temp/test2/Test2 - Test2 - [Test2.vwf]								_ 7 🗙			
🖸 File Edit View Project Assignments Processing Tools Window Help								_ & ×			
📙 🗅 😂 🖩 🕼 🚔 👗 🖷 🚜 Quartus II - C:/Temp/test2/Test2 - Test2 - [s	Simulation Repo	ort -	Simu	lation W	aveform	is]					J
Project Navigator File Edit View Project Assignments Process	ing Tools Wind	ow I	Help								- 8 ×
▲ Cyclone: EP1C12F324C	•	1	0	ğ 🦁 🧇	1	17 10 1	5 🔿 📘 🥥	» 🐌 👱 🕢			
Project Navigator	💑 mynand y	- 114.5		le c	mnilation	Benort - Elc	w I tol Test2	voud	🛛 🚑 Sim	ulation Rep	ort - Si
Entity	Simulation Rep	Simu	lation	Wavefo	rms		····· 16342				
Cyclone: EP1C12F324C8	E Legal Notice	Simu	lation	mode: Tim	ing						~
in in iteration in the interaction of the interacti	Flow Summ				-						_
	Flow Setting										
											×
Hierarchy Files of De	Settings	Do N	vlaster	Time Bar	10.925 n	s 🔸 🕨 Poin	ter: 14.45 ns	Interval: 3.53 ns	Start:	End:	
Tasks	Simulatio	A				0 ps	20.0 ns	40 0 n	s	60.0 ns	80 0 ns
Flow: Compilation		党		Name	Value at 10.93 ns	10.9	25 ns				1
V ⊟ ► Compile Design	A Message				10.00110		4				
✓ ← ► Analysis & S Tasks		HB .	► 0	ain	B1 B0					1	
V Fitter (Place Flow: Compilation V			2	xout	B1						<u> </u>
✓		[™] [,							
EDA Netlist' 🖌 🗆 🕨 Compile Design											
Program Device Analysis & Synthesis		影									
Fitter (Place & Route)		Ź+									
× Truce Message ✓ E-> Classic Timing Analysis											
EDA Netlist Writer											
i) Info: Sin V Program Device (Open Programmer)											
i) Info: Num										1	
H V Info: Que				unt							
System (68) / Process	war eignal tr	-								-	<u>^</u>
Message: 0 of 16	d into 1 sub-	s F	Ru	nnir	na th	ie sii	mulati	on sho	uld		
Er Hen proce El	s 100.00	8			5						
E i Info: Number of transitions	was successfu	1 2	allo	ow y	ou t	o ve	rity th	e aesi	jn is		~
Load the T		V		rkin		nla	hond	(io NA	NDin		>
g System (68) Processing (9) Extra Info A Info	(9) ∖ Warning ∖	Ci V	NO		y as	piai	ineu			9)	
INAKE SUIE Message: 0 of 16	on:									<u> </u>	ocate
level Entity For Help, press F1								[%+0-#	ldle		NUM

Suggested study ideas... • See Verilog tutorials online, e.g.: o <u>http://www.verilogtutorial.info/</u> • Icarus Verilog – An open-source Verilog compiler and simulator o <u>http://iverilog.icarus.com/</u> • Try iverilog on forge.ee • Gplcver – Open-source Verilog interpreter o <u>http://sourceforge.net/projects/gplcver/</u> • Try cver on forge.ee • Verilator – An open-source Verilog optimizer and simulator http://www.veripool.org/wiki/verilator Comprehensive list of simulators: http://www.asic-world.com/verilog/tools.html

Icarus Verilog

ICARUS

Probably the easiest free open-source tool available Excellent for doing quick tests.

Takes very little space (a few megs) & runs pretty fast.

Installed on forge.ee For Ubuntu or Debian you can install it (if you're linked to the leg server), using: apt-get install iverilog

Iverilog parsing the Verilog code and generates an executable the PC can run (called a.out if you don't use the flags to change the output executable file name)

I suggest the following to get to know iverilog... upload mynand.v example to forge.ee, compile it with iverilog. Run it. Try changing the testbest code, put in some more operations

http://iverilog.icarus.com/

```
swinberg@forge:~/TestVeri$ iverilog mynand.v
swinberg@forge:~/TestVeri$ ./a.out
A = 0, B = 0, Nand output w = 1
A = 0, B = 1, Nand output w = 1
A = 1, B = 0, Nand output w = 1
A = 1, B = 1, Nand output w = 0
swinberg@forge:~/TestVeri$
```

More Experimenting

Try test3 or mycounter.v as a more involved program and test Experiment with using both Altera Qauartus II, Icarus Verilog, and Xilinx ISE ISim

🖑 Quartus II - C:/Users/swinberg/Docume	ents/ACTIVE/EEE4084F/201	2/LECTURES/EEE4084F	-Lecture15/CODE/test3/test3 - test	t3 - [Simulatio 📘 🗗 🔀	
File Edit View Project Assignments Pr	rocessing Tools Window He	elp		_ 8 ×	
🗅 📽 🖬 🗿 🎒 👗 🖻 😭 🗠 🖓 [test3	- X	2 🎯 🦁 🚳 🔯 🕨 🦻	Þo 🔥 😓 🕹 😓 💿 👘		
Project Navigator	🎄 mycounter.v	🛛 🗍 🍣 Compilation Report -	Flow 🗹 test3.vwf	🛛 🕹 Simulation Report - Si	
	Simulation Repc Simulation	Waveforms			
wycounter 🚡	Elegal Notice Simulation m	node: Timing		<u>^</u>	
	Flow Setting:				
	🗎 Simulator			~	
	Settings	Fime Bar: 11.775 ns 🕩 Pi	pinter: 0 ps Interval: -11.78 ns St	tart: End:	
	Simulation A	0 ps	10.0 ns 20.0 ns 30.0 ns	40.0 ns 50.0 ns 60.0 ns	
	→ Simulation 🕀	Name Va 11	11.775 ns	<u> </u>	
Hierarchy B Files P Design Units	A Messages	E count out		V 1 W 2 V2	
Tasks 🚽 🔺 🗙	AA 10 9	reset	^ 		
Flow: Compilation	m→ 10 m→ 11	clk			
Task 🗹	→ <u><u></u></u>	and provide			
V L V Complie Design		BITVICC	vterm - torge tip -		
✓	影	Dicvise	vierin - ioi Bernh	- Torge.ee.uct.a	C.2d.22
✓ ⊕ Analysis & Synthesis ✓ ⊕ Fitter (Place & Route)	■账 	outinhora	Oferree . ~ /Teetl	- Torge.ee.uct.a	
	 □ □ □	swinberg	@forge:~/TestV	eri\$ iverilo	g mycounter.v
✓ B→→ Analysis & Synthesis ✓ B→→ Fitter (Place & Route) ✓ B→→ Assembler (Generate programmin ✓ B→→ Classic Timing Analysis B→→ EDA Netlist Writer	₽ <u>₩</u> ; 2 ↓	swinberg swinberg	@forge:~/TestU @forge:~/TestU	eri\$ iverilo eri\$./a.out	g mycounter.v
✓ B→→ Analysis & Synthesis ✓ B→→ Fitter (Place & Route) ✓ B→→ Assembler (Generate programmin ✓ B→→ Classic Timing Analysis B→→ EDA Netlist Writer Program Device (Open Programmer)	155 2↓	swinberg swinberg out= x,	@forge:~/TestU @forge:~/TestU clk=0, reset=	eri\$ iverilo eri\$./a.out 1	g mycounter.v
Analysis & Synthesis Fitter (Place & Route) Southeast Assembler (Generate programmin Double Classic Timing Analysis Double EDA Netlist Writer Program Device (Open Programmer)		swinberg swinberg out: x, out: 0.	@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1. reset=	eri\$ iverilo eri\$./a.out 1 1	g mycounter.v
		swinberg swinberg out: x, out: 0,	@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset=	eri\$ iverilo eri\$./a.out 1 1	g mycounter.∨
Analysis & Synthesis Fitter (Place & Route) Fitter (Place & Route) Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Type Message Info: Option to preserve	e fewer signal transit	swinberg swinberg out: x, out: 0,	@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset=	eri\$ iverilo eri\$./a.out 1 1	g mycounter.v
Analysis & Synthesis Fitter (Place & Route) Fitter (Place & Route) Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Type Message Info: Option to preserve Info: Simulation partiti Info: Simulation coveras	e fewer signal transit ioned into 1 sub-simul ge is 75.00 %	swinberg swinberg out= x, out= 0, out= 0,	@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset= clk=0, reset=	eri\$ iverilo eri\$./a.out 1 1 1 0	g mycounter.v
Analysis & Synthesis Fitter (Place & Route) Fitter (Place & Route) Classic Timing Analysis Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Type Message Info: Option to preserve Info: Simulation partit: Info: Simulation coverage Info: Number of transit:	e fewer signal transit ioned into 1 sub-simul ge is 75.00 % ions in simulation is	swinberg swinberg out: x, out: 0, out: 0, atiout: 0, 117 out: 1,	@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset= clk=0, reset= clk=1, reset=	eri\$ iverilo eri\$./a.out 1 1 1 0 0	g mycounter.∨
	e fewer signal transit ioned into 1 sub-simul ge is 75.00 % ions in simulation is tor was successful. 0	swinberg swinberg out: x, out: 0, out: 0, atiout: 0, 11 out: 1,	<pre>@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset= clk=0, reset= clk=1, reset= clk=1, reset=</pre>	Peri\$ iverilo Peri\$./a.out 1 1 0 0 0	g mycounter.∨
Analysis & Synthesis Fitter (Place & Route) Fitter (Place & Route) Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Type Message Info: Simulation partit: Info: Simulation coverage Info: Number of transit: Info: Quartus II Simulation System (40) Processing (9) (ExtraInfo)	e fewer signal transit ioned into 1 sub-simul ge is 75.00 % ions in simulation is tor was successful. 0	swinberg swinberg out: x, out: 0, ior out: 0, ^{ior} out: 0, ¹¹⁷ out: 1, out: 1,	<pre>@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset= clk=0, reset= clk=1, reset= clk=0, reset= clk=0, reset=</pre>	eri\$ iverilo eri\$./a.out 1 1 0 0 0	g mycounter.v
Analysis & Synthesis Fitter (Place & Route) Fitter (Place & Route) Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Type Message Info: Option to preserve Info: Simulation partit: Info: Simulation coveraa; Info: Number of transit: Info: Quartus II Simulation System (40) Processing (9) Extra Info Message: 0 of 16	e fewer signal transit ioned into 1 sub-simul ge is 75.00 % ions in simulation is tor was successful. 0	swinberg swinberg out: x, out: 0, out: 0, ati out: 0, 117 out: 1, out: 1, Man out: 2,	@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset= clk=0, reset= clk=1, reset= clk=0, reset= clk=1, reset=	eri\$ iverilo eri\$./a.out 1 1 0 0 0 0	g mycounter.∨
Analysis & Synthesis Fitter (Place & Route) Fitter (Place & Route) Second State (Constant) Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Program Device (Open Programmer) Type Message Info: Option to preserve Info: Simulation partit: Info: Simulation coverage Info: Number of transit: Info: Quartus II Simulation System (40) Processing (9) Extra Info For Help, press E1	e fewer signal transit ioned into 1 sub-simul ge is 75.00 % ions in simulation is tor was successful. 0	swinberg swinberg out: x, out: 0, ior out: 0, ior out: 0, ior out: 1, out: 1, out: 1, out: 2,	@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset= clk=0, reset= clk=1, reset= clk=0, reset= clk=1, reset= clk=1, reset=	Peri\$ iverilo Peri\$./a.out 1 1 0 0 0 0 0 0	g mycounter.∨
Analysis & Synthesis Fitter (Place & Route) Assembler (Generate programmin) Classic Timing Analysis EDA Netlist Writer Program Device (Open Programmer) Type Message Info: Option to preserve Info: Simulation partit: Info: Simulation coverage Info: Number of transit: Info: Quartus II Simulation System (40) Processing (9) (Extra Info) For Help, press F1	e fewer signal transit ioned into 1 sub-simul ge is 75.00 % ions in simulation is tor was successful. 0 \ Info (9) \ Warning \ Critical V Location:	swinberg swinberg out: x, out: 0, ior out: 0, iior out: 0, iior out: 1, out: 1, out: 1, out: 2, out: 2, swinberg	<pre>@forge:~/TestU @forge:~/TestU clk=0, reset= clk=1, reset= clk=0, reset= clk=1, reset= clk=1, reset= clk=1, reset= clk=1, reset= clk=0, reset= clk=0, reset= clk=0, reset=</pre>	eri\$ iverilo eri\$./a.out 1 1 0 0 0 0 0 0 0 0 0	g mycounter.∨

Intro to Xilinx ISE using simulation



Xilinx ISE Simulation Tutorial.mp4

Short video

https://www.youtube.com/watch?v=pkJAWpkaiHg

Intro to Xilinx Vivado





Short video

http://www.youtube.com/watch?v=H6W4HKbjnaQ

Disclaimers and copyright/licensing details

I have tried to follow the correct practices concerning copyright and licensing of material, particularly image sources that have been used in this presentation. I have put much effort into trying to make this material open access so that it can be of benefit to others in their teaching and learning practice. Any mistakes or omissions with regards to these issues I will correct when notified. To the best of my understanding the material in these slides can be shared according to the Creative Commons "Attribution-ShareAlike 4.0 International (CC BY-SA 4.0)" license, and that is why I selected that license to apply to this presentation (it's not because I particularly want my slides referenced but more to acknowledge the sources and generosity of others who have provided free material such as the images I have used).

Image sources: man working on laptop – flickr scroll, video reel, big question mark – Pixabay <u>http://pixabay.com/</u> (public domain)

References: Verilog code adapted from <u>http://www.asic-world.com/examples/verilog</u>

