




EEE4120F



High Performance Embedded Systems

Lecture 8:

Amdahl's Law for the Multicore Era & Base Core Equivalents (BCE)



Presented by
Simon Winberg

Prescribed reading: L08 Hill and Marty -
Amdahl Law in Multicore Era.pdf
(see READINGS on Vula)




Attribution-ShareAlike 4.0 International (CC BY-SA 4.0)


Planned to be double period lecture

Lecture Overview

- Amdahl's Law for the Multicore Era
- Base Core Equivalents (BCEs)
- Calculating performance using BCEs



This presentation focuses on explaining the following prescribed reading: "L08 Hill and Marty - Amdahl Law in Multicore Era.pdf" (see READINGS on Vula)
NB: relevant for quiz next Thursday



You have arrived....

... At a point to understand ...

The BCE!




The Base Core Equivalent (BCE)

So let's get into it...

Designing Multicore Chips

- Designers contend with single-core design options
 - Wakeup (of sleeping cores) – How? Economical methods?
 - Instruction fetch – From where? Latencies?
 - Instruction Decoding – CISC vs. RISC trade-offs
 - Variable clock speeds – esp. power saving modes
 - Execution unit – Pipelined? Monolithic? Shared components?
 - Execution modes (e.g. system, user, interrupt)
 - Load/Save queue(s) & data cache
- Additional degrees of freedom for design of parallel architectures
 - How many cores? Size & features of each?
 - Shared caches? Cache levels?
 - Memory interfacing? How many memory banks? Where to place them?
 - On-chip interconnects: bus structures, switching fabric, ordering and priority of cores/devices?



Base Core Equivalent (BCE)

EEE4120F

BCE Abstraction

- It all gets a bit complicated to keep track of the various umpteen types of processors that might be used
- Therefore to theorize and predict performance expectations of a conceptualized* heterogeneous system, the concept of a Base Core Equivalent is proposed...

* i.e. where you might be toying with a variety of different type of processor solutions for a platform

Calculating performance using BCEs

- A great many papers on the subject of Amdahl's law
- Many mention the term BCE
- BCE = Base Core Equivalent, which is:
 - A single processing core in a multicore processor design


BCE:

Simple Multicore Hardware Model


- BCE: An **abstracted hardware model** to complement Amdahl's software model
- The simplified model...
- Chip Hardware, abstracted as
 - Multiple Cores (with L1 caches)
 - Supporting architecture (L2/L3 cache banks, interconnect, pads, etc.)
- Resources for Multiple Cores Bounded
 - Due to area, power, cost, or multiple factors...
 - Bound of N resources per chip for cores
 - Bound in terms of Power and Area

1x BCE vs. 1x R-BCE vs. Nx R-BCE


- Remember that the BCE is equivalent to a basic single core processor



= 1x 1-BCE



= 16x 1-BCE



= 4x 4-BCE


It's an abstraction, and likely not very precise. For example a 16x4-BCE may have faster comms between cores in same block and slower comms between cores in different blocks, whereas the 16x1-BCE might have the same speed comms between all cores.

Let me clarify that expression...

- NxR-BCE means:
 - N = Number of **megacores** (or equivalent 'core groups') on a chip
 - R = Number of **cores** equivalent to a **megacore** (or num. cores in a core group)

A megacore may have – or considered to have – its own local cache (or considered as a group of cores that shares a common cache)

number of basic BCE cores (R) equivalent to this megacore



Take Note...




A R -BCE megacore is not necessarily physically having $R \times$ BCE smaller cores implemented and working together ...


It is rather a core that has a different design and works *sort-of* equivalently to $R \times$ BCE cores.

Example processor structures


Symmetric vs. Asymmetric multicores



Symmetric multicore
16 one-BCE cores



Symmetric multicore 4
x 4-BCE megacores




Asymmetric multicore comprising 2
x 4-BCE cores + 8 x 1-BCE cores

Clearly can become increasingly more difficult to achieve very accurate equivalences due to the architecture structures and things like memory latencies and inter-core comms.


Symmetric core model

Variables:

N implemented cores per chip, n = number BCEs available
each N core consumes R BCEs resources



16 x 1-BCE
 $N = 16, R=1 (n=16)$



Symmetric four 4-BCE
megacores

4 x 4-BCE, $R=4,$
 $N=4 (n=16)$

perf(R) = performance (speedup) of 1x R -BCE over 1x 1-BCE

Always $\text{perf}(R) \leq R$ (i.e. diminishing returns on increased parallelism)

Good heuristic: $\text{perf}(R) = \text{sqrt}(R)$

Modelling Performance of Symmetric Multicore Chips

- N implemented cores per chip, n = resources in 1-BCE
- R BCEs per megacore
- Parallel Fraction of execution is F
- Assume **symmetric** → all cores identical
- Serial Fraction is $1-F$ so uses 1 megacore at rate $\text{perf}(R)$
- Therefore: Serial time = $(1 - F) / \text{perf}(R)$
- Parallel Fraction uses n/R megacores at rate $\text{perf}(R)$ each
- Parallel time = $F / (\text{perf}(R) * (n/R)) = F * R / \text{perf}(R) * n$
- Therefore, w.r.t. one base core:

$$\text{Symmetric Speedup} = \frac{1}{\frac{1 - F}{\text{perf}(R)} + \frac{F * R}{\text{perf}(R) * n}}$$

- **Implications?..**

Pretty cool don't you think! ☺

Enhanced Cores speed Serial & Parallel

Execution Time

Serial Fraction
 $1-F$

Parallel Fraction
 F

Calculate performance...


Line 1: fraction parallel (f): 0.5 perf(x) = sqrt(x) Symmetric Asymmetric Dynamic

Line 2: fraction parallel (f): 0.9 perf(x) = sqrt(x) Symmetric Asymmetric Dynamic

Note: x is the number of BCEs harnessed for faster core(s) (was r in the paper)

Note: Pressing ReDraw when re-enabling disabled lines can be REALLY slow and temporarily tie up the browser

ReDraw




Asymmetric (Heterogeneous) Multicore Chips


- Symmetric Multicore required all cores equal
- Let's enhance some (not all) of the cores in the processor chip...
- For Amdahl's simplified assumptions
 - One Enhanced Core
 - Others are base cores
- How does this effect our hardware model?

Asymmetric Multicore Chips

- Chip bounded to total of n BCEs
- One R -BCE megacore leaves $(n-R)$ BCEs



Symmetric case: four 4-BCE megacores (i.e. here $R=4$ and $n=16$)



Asymmetric case: one R -BCE megacore with $(n - R)$ 1-BCEs (i.e. one 4-BCE and 12 1-BCEs, $R=4$, $n=16$)

Modelling Performance of Asymmetric Multicore Chips

- n 1-BCE core resources per chip
- 1x R -BCEs , $(n-R)$ x 1-BCEs
- Parallel Fraction of execution is F
- Serial Fraction still $1-F$ and uses 1 core at rate $\text{perf}(R)$
- Therefore: Serial time = $(1 - F) / \text{perf}(R)$
- Parallel Fraction F
uses 1 cores at rate $\text{perf}(R)$ and $n - R$ cores at rate 1
- Parallel time = $F / (\text{perf}(R) + n - R)$
- Therefore, w.r.t. one base core:

$$\text{Asymmetric Speedup} = \frac{1 - F}{\text{perf}(R)} + \frac{F}{\text{perf}(R) + (n - R)}$$

- **Implications?..**

serial part runs on enhanced core

parallel part runs concurrently on one enhanced core & other standard cores

Execution Time

Serial Fraction
 $1-F$

Parallel Fraction
 F

Calculate performance...

Number of BCEs (N): ← I know, should be n not N.


Line 1: fraction parallel (f): perf(x) = Symmetric Asymmetric Dynamic

Line 2: fraction parallel (f): perf(x) = Symmetric Asymmetric Dynamic

Line 3: fraction parallel (f): perf(x) = Symmetric Asymmetric Dynamic

Note: x is the number of BCEs harnessed for faster core(s) (was r in the paper)

Note: Pressing ReDraw when re-enabling disabled lines can be REALLY slow and temporarily tie up the browser








Prescribed reading

Dynamic Multicore Chips

- n base cores for best parallel performance
- Harness R cores together for best serial performance *(a bit of an optimistic dream perhaps)*



Serial Case
1x n -BCE megacore



Parallel Case
 $n \times 1$ -BCE cores

Modelling Performance of Dynamic Multicore Chips




Prescribed reading

- n base cores per chip where R can be harnessed
- $1 \times R$ -BCEs or $(n - R) \times 1$ -BCEs
- Parallel Fraction of execution is F
- Serial Fraction $1 - F$ uses R BCEs at rate $\text{perf}(R)$
- Therefore: Serial time = $(1 - F) / \text{perf}(R)$
- Parallel Fraction F uses n BCEs at rate 1 each
- Parallel time = F / n
- Therefore, w.r.t. one base core:

$$\text{Dynamic Speedup} = \frac{1}{\frac{1 - F}{\text{perf}(R)} + \frac{F}{n}}$$

- **Implications?..**

Execution Time



Calculate performance...



Prescribed reading

Number of BCEs (N): ← I know, should be n not N.

Line 1: fraction parallel (f): perf(x) = Symmetric Asymmetric Dynamic

Line 2: fraction parallel (f): perf(x) = Symmetric Asymmetric Dynamic

Line 3: fraction parallel (f): perf(x) = Symmetric Asymmetric Dynamic

Note: x is the number of BCEs harnessed for faster core(s) (was r in the paper)

Note: Pressing ReDraw when re-enabling disabled lines can be REALLY slow and temporarily


Looks wonderful!
But it is realistic?

Model up to
 $r=64$ BCEs

Parallel fraction
 $F=99\%$

Parallel fraction
 $F=90\%$

Parallel fraction
 $F=50\%$



BCEs/megacore

BCE Performance Calculator

– M Hill & M Marty (*summary*)



Prescribed
reading

- To apply Amdahl's law to a multicore chip, we need
 - A cost model for the number and performance of cores that the chip can support.
 - 1) assume a multicore chip can contain at most n base core equivalents (based on resources a chip designer devotes to cores & portion of code is parallelized)
 - 2) Assume (micro-)architects have techniques for using the resources of multiple BCEs to create a core with greater sequential performance.
 - Let the performance of a single-BCE core be **1**.
 - Assume architects can expend the resources of R BCEs to create a more powerful processor (i.e. a R -BCE core) with sequential performance **perf(R)**.
 - *Example* assume $\text{perf}(R) = \text{sqrt}(R)$... In other words, we assume efforts that devotes R BCE resources will result in sequential performance R . Thus, architectures can double performance at a cost of four BCEs, triple it for nine BCEs, etc. illustrated by graph results ...

Amdahl's Law Multicore Performance Calculator



Supplementary reading

Check out Hill and Marty's Amdahl's interactive grapher at:

<http://research.cs.wisc.edu/multifacet/amdahl/>

You can also download the OCTAVE / Matlab code to do these graphs!

How it works:

Specify #cores (n), the portion parallel code (F), type of BCE cores to use

generate example of resultant graph...

The screenshot shows a web browser window with the URL research.cs.wisc.edu/multifacet/amdahl/. The page title is "Amdahl's Law in the Multicore Era". Below the title, there is a list of resources: a paper by Mark D. Hill and Michael R. Marty (IEEE Computer, July 2008), a YouTube video (Google TechTalk 02/2009), related talks (HPCA Keynote 02/2008 and CS Colloquium), an original technical report (UW CS-TR-2007-1593, April 2007), and a photo of Gene Amdahl and Michael Marty (March 2008). There are also links to Matlab files (scmp.m, acmp.m, dcmp.m) and an "Interactive Grapher" section. The grapher has a "Number of BCEs (N)" input field set to 256. Below it are four lines of configuration, each with a checked "fraction parallel (f)" input, a "perf(x) =" input, and radio buttons for "Symmetric", "Asymmetric", and "Dynamic". Line 1: f=0.999, perf(x)=sqrt(x), Symmetric selected. Line 2: f=0.975, perf(x)=sqrt(x), Asymmetric selected. Line 3: f=0.9, perf(x)=sqrt(x), Asymmetric selected. Line 4: f=0.5, perf(x)=sqrt(x), Asymmetric selected. A "Draw" button is below the lines. A note states: "Note: x is the number of BCEs harnessed for faster core(s) (was r in the paper)" and "Note: Pressing ReDraw when re-enabling disabled lines can be REALLY slow and temporarily tie up the browser". At the bottom, there is a graph titled "Multicore Speedup" with a y-axis labeled "250" and a grid.

Example run of Hill and Marty's Amdahl's interactive grapher:


Number of BCEs (N):

Line 1:	<input checked="" type="checkbox"/> fraction parallel (f): <input type="text" value="0.9"/>	perf(x) = <input type="text" value="sqrt(x)"/>	Symmetric <input checked="" type="radio"/>	Asymmetric <input type="radio"/>	Dynamic <input type="radio"/>
Line 2:	<input checked="" type="checkbox"/> fraction parallel (f): <input type="text" value="0.9"/>	perf(x) = <input type="text" value="sqrt(x)"/>	Symmetric <input type="radio"/>	Asymmetric <input checked="" type="radio"/>	Dynamic <input type="radio"/>
Line 3:	<input checked="" type="checkbox"/> fraction parallel (f): <input type="text" value="0.9"/>	perf(x) = <input type="text" value="sqrt(x)"/>	Symmetric <input type="radio"/>	Asymmetric <input type="radio"/>	Dynamic <input checked="" type="radio"/>
Line 4:	<input type="checkbox"/> fraction parallel (f): <input type="text" value="0.5"/>	perf(x) = <input type="text" value="sqrt(x)"/>	Symmetric <input checked="" type="radio"/>	Asymmetric <input type="radio"/>	Dynamic <input type="radio"/>

Note: x is the number of BCEs harnessed for faster core(s) (was r in the paper)
Note: Pressing ReDraw when re-enabling disabled lines can be REALLY slow and temporarily tie up the browser



Supplementary reading



Gives a comparison of the different architecture models. Clearly Dynamic is probably always going to win.



Supplementary
reading

Recommended Reading

NB: do try to read this one! *

- Hill and Marty 2008: "Amdahl's Law in the Multicore Era" Available:

http://research.cs.wisc.edu/multifacet/papers/ieeecomputer08amdahl_multicore.pdf

See Vula: L08 Hill and Marty - Amdahl Law in Multicore Era.pdf

- Good article on Wikipedia look over:

http://en.wikipedia.org/wiki/Amdahl's_law

* Questions on BCEs likely to appear in test or exam



Supplementary
reading

Further Reading / Refs

Suggestions for further reading, slides partially based / general principles elaborated in:

- https://computing.llnl.gov/tutorials/parallel_comp/
- http://www2.physics.uiowa.edu/~ghowes/teach/ihpc12/lec/ihpc12Lec_DesignHPC12.pdf

Some resources related to systems thinking:

- <https://www.youtube.com/watch?v=lhbLNBqhQkc>
- <https://www.youtube.com/watch?v=AP7hMdnNrH4>

Some resources related to critical analysis and critical thinking:

An easy introduction to critical analysis:

- <http://www.deakin.edu.au/current-students/study-support/study-skills/handouts/critical-analysis.php>

An online quiz and learning tool for understanding critical thinking:

- <http://unilearning.uow.edu.au/critical/1a.html>

Assigned Reading

For Next Thursday ...

R8 Hill and Marty 2008: “Amdahl’s Law in the Multicore Era”

Find it on: Vula Resources/Readings

Thursday 5 Mar 2pm:

There will be a short quiz, and I will follow that with solutions

(end of lecture)

Disclaimers and copyright/licensing details

I have tried to follow the correct practices concerning copyright and licensing of material, particularly image sources that have been used in this presentation. I have put much effort into trying to make this material open access so that it can be of benefit to others in their teaching and learning practice. Any mistakes or omissions with regards to these issues I will correct when notified. To the best of my understanding the material in these slides can be shared according to the Creative Commons “Attribution-ShareAlike 4.0 International (CC BY-SA 4.0)” license, and that is why I selected that license to apply to this presentation (it’s not because I particulate want my slides referenced but more to acknowledge the sources and generosity of others who have provided free material such as the images I have used).

Image sources:

Clipart sources – public domain CC0 (<http://pixabay.com/>)

Pixabay

PxFuel – CC0 (<https://www.pxfuel.com/>)

commons.wikimedia.org

Images from flickr

