

EEE4120F Quiz 4 based on:

Lecture 18 and 20

DATE: 4/5/2023

**ANSWERS!!!**

Please fill in name

This is a short quiz, but it is for marks!

NB: Please select only one answer option for each question


CIRCLE/COLOR-IN ANSWERS FOR MULTIPLE CHOICE QUESTIONS

TOTAL NUMBER OF QUESTIONS : FIVE (5)

TIME (mins):

#	Question - EACH QUESTION WORTH 1 MARK	Sec	W	%
Q1	<p>This is an check for 'is the (thinking) power on' question...            What will the following piece of Verilog code do? Select one option below.</p> <pre>// Code that may do something quite trivial module dothis ( input a, output reg b );   always @(*) b &lt;- a; endmodule</pre>	80	2	13%
	<p>[1] Send the value of b to a.            [2] Send the inverse of value a to b.            [3] Send the value of a to b.            [4] Only send the value of a to b when there is a signal change.  <b>[5] The code is messed up, and probably won't compile.</b> ←</p>			
Q2	<p>What is the difference between an conditional always and an unconditional always? Select only one option in your answer.</p>	80	3	20%
	<p>[1] Both a conditional always and unconditional always has a sensitivity list, the different is that the one is followed by a * in round brackets, and the other has a list of sensitivities in the round brackets.            [2] An unconditional always is not within another <i>always</i> statement which could block its operation.            e.g.: <code>always(*) a=b;</code> <i>versus:</i> <code>always(*) if (a) always a=b;</code>  <b>[3] An unconditional always doesn't have a sensitivity list in brackets and activates or repeats as quick as it can; whereas a conditional always only activates when certain sensitivities occur.</b> ←            [4] There is no such thing as a unconditional always in Verilog; the examiner is surely just making a joke, and not necessarily succeeding at that.            [5] The unconditional always must be used only in simulation, for example to define a sequence of repeating steps that have delays between each step. But the conditional always is usable for both simulation and synthesis.</p>			
Q3	<p>I'm not giving you a circuit diagram for the Verilog. But you don't necessarily need one. What you need to figure out is what is the speed at which this design would operate at. Note that you want to know that if one of the inputs, A, B or Cin, changes at what time after that would the it be safe to read an output (i.e. the last one to change). Assume all gates in this design operate at 10ns. You need to show your motivation and (if need) calculation in your answer.</p>			

	<p>These first two need to complete first, while it is completing the Sum and Cout will still be working on the previous values.</p> <pre>assign xorab = A ^ B; assign andab = A &amp; B;</pre> <p>So, that will take <b>max 10ns</b>, they will run at the same time. Yes, I did use blocking (=) assignments, but it is not in an always@ block, if it was in an always@ then the first xorab would be run and latch execution of the next one, so they would take max 20ns if they were in an always@.</p> <p>Now for these two:</p> <pre>assign Sum = xorab ^ Cin; assign Cout = (xorab &amp; Cin) ^ andab;</pre> <p>These's no dependencies between these, so we choose the link with the longest delay, which would be calculating Cout. Which would be <math>2 \times 10\text{ns} = \mathbf{20\text{ns}}</math></p> <p>In total it's just <math>10\text{ns} + 20\text{ns} = \mathbf{30\text{ns}}</math> between a input change and stable outputs.</p> <p>So, this little circuit is going to run pretty fast!</p>			
Q4	<p>Now, what you no double anticipate: go ahead and work out what speed that assembly program is going to work at. Basically, assume that main() function repeates endlessly (you can ignore the JUMP command that the goto would translate into). We want to know how long does one iteration of the main() function take. The processor is clocked at 10MHz, each instruction takes just one clock cycle to complete (it is not a pipelined processor).</p> <p>Now use your answer to Q3 to calculate the speedup of the FPGA over the CPU.... or if you find that the CPU is faster indicate its speedup over the FPGA, be sure to indicate what you are considering the faster. Show your working and/or motivation for your answers.</p>	210	5	33%
	<p>It is a totally sequential CPU function. There are 15 instructions that execute one after the other. The clock runs at 10MHz, so a clock period (the maximum time it takes for an instruction to complete) is 100ns. So one iteration of the main function will take 1500ns, i.e. 1.5us. Not fast for simple logic. So the speedup of the FPGA over the CPU would be</p> $T_{p1}/T_{p2} = 1500/30 = 50$ <p>Speedup of <u>  FPGA  </u> over <u>  CPU  </u> is <u>  50  </u></p> <p>(and hopefully, like your lecturer, you are rather happy at the easy divide 😊 )</p>			
Q5	<p>Configuration architecture were discussed in lecture 20. When we're dealing with FPGAs, what exactly is meant by the concept of configuration architecture? Select the most correct option below:</p>	210	5	33%

	<p>[1] An FPGA <i>is</i> simply a type of configuration architecture, in that it is an interconnected set of logic blocks and elements that gets configured.</p> <p>[2] An FPGA is the governing component of a configuration architecture, it is essentially the mechanism for implementing a configuration architecture.</p> <p><b>[3]</b> An FPGA is configured or programmed by the configuration architecture which is typical separate circuitry outside the actual FPGA. </p> <p>[4] An FPGA connects to external hardware, such as the host PC, via the configuration hardware.</p> <p>[5] An FPGA does not have to have associated configuration hardware, as term 'configuration hardware' refers to the user interface which is optional.</p>			
	<b>TOTAL :</b>	<b>580</b>	<b>15</b>	<b>100%</b>
Time : time est. in sec W : Weighting of question % : How much question counts X : Office use				





