## EEE4120F Quiz 2 based on paper:



Name:

## Student Number:

**DATE:** 5/3/2020

Fill in name!

This is just a very short quiz, but it **is** for marks!

NB: Please select only one answer option for each question

"Amdahl Law in Multicore Era" by Hill and Marty

CIRCLE/COLOR-IN ANSWERS FOR MULTIPLE CHIOCE QUESTIONS TOTAL NUMBER OF QUESTIONS : FIVE (5) TIME (mins): 20

Question - EACH QUESTION WORTH 1 MARK Mark Mins # Q1 1 (marking column) 🗙 1 Hill and Marty discuss Amdahl's classic law, which is typically taught in a university curriculum, expresses speedup as ... (choose the right option:) [1] Let speedup be the difference between the original execution time and the enhanced execution time. [2] Let speedup be the original execution time divided by the enhanced execution time. [3] Let speedup be the enhanced execution time divided by the original execution time. [4] Let speedup be 1 over the original execution time minus the enhanced execution time. [5] Let speedup be 1 over the sum of: the original execution time divided by the enhanced execution plus the enhanced execution time. (terminology note: consider the "original execution time" to be the same as the "sequential" or "non-enhanced execution time.) Q2 Here's an easy gift for you.... Explain the term BCE in relation to this paper: 1 0.5 Х [1] BCE = Base Core Equivalent [2] BCE = Basic Core Equivalent [3] BCE = Basic Component Entity [4] BCE = Baseline Core Element [5] BCE = Base Compute and Element The authors use the term "more powerful core" or "larger core" to refer to an enhanced core that may take multiple BCEs in terms of resources; I like to use the term "megacore" because that's more commonly used at least in Q5 relation to Xilinx IP. So a BCE and a megacore doesn't necessarily mean they g have to be CPUs that run a standard set of instructions. That leads is in the for main question for this test.... nfo i Please see the attached handout with the 1-BCE vs 4-BCE processor descriptions.... and answer these questions Q3 The summing procedure shown on the handout is the loop we want to run Х 2 2 most of the time, i.e. the 7 instructions shown for the Loop in Table 1. Both implementations of Loop for the 1-BCE and the 4-BCE are equivalent comprising 7 instructions. Let's compare a multicore chip that has 4x 1-BCEs running Loop in parallel (with F set to a different start value for each thread) to chip with just a single 1x 4-BCE. What is the speedup of the 4x 1-BCE running Loop in parallel over the 1x 4-BCE running one instance of Loop? [1] 1 [2] 1/2 [3] 1/4 [4] 2 [5] 4

Q4	Asystemmatic speedup is defined as:		2	2	Х
	1				
	Asymmetric Speedup = $\frac{1-F}{F}$ + $\frac{F}{F}$				
	perf(R) perf(R) + (n - R)				
	R = 4, considering that a megacore consume 4x BCEs				
	If we consider the parallel portion is 80% and a chip that contains 6 BCE				
	resources, what would be the asymmetric speedup were we to have 1x 4-BCE				
	and 2x 1-BCEs all running the Loop in parallel?				
	[2] between 2 and 3				
	[3] between 3 and 4.				
	[4] between 4 and 5				
	[5] more than 5				
Q5	This is an opportunity to demonstrate your assembly prowess and another		4	4	Х
	speedup calculation (the question is not worth so much but gives a chance to reach the stratospheric level of marks)				
	Contemplate the MISC2 instruction set and the program in Table 1 of the				
	handout. Propose a better optimized assembly implementation using a better				
	choice of MISC2 instructions. Write your solution in the space below, and indicate what speedup of the Loop your implementation running on 1x 4-BCE				
	would give in comparison to the original Loop running on 1x 1-BCE.				
	(if using additional page, please put student number at the top of page!)				
	<b>TOTAL</b> : 10				
	Time : time est. in minutes, Mark : marks that question is worth X : for offic	e	use		