

TODO: Part of the internal design structure of the FPGA below is incomplete. The arrows indicate things that you need to finish off. Your design should show that PB#1 is programmed with the statement $O1 \leftarrow (I1 \text{ AND } I2) \text{ OR } I6$; Each flip flop shown in the diagram stores only a one-bit value (i.e. either 0 or 1). Likewise, each memory element in the LUT stores a single bit value. Make sure you indicate what the LUT would be programmed with.

